

FIG. 2




FIG. 3

FIG. 4 is a block diagram of a system 400 for managing transactions from multiple sources. The system includes two virtual channel FIFO buffers, 410 and 420, each with POSTED, NONPOSTED, and RESPONSE entries. Transaction Source 1 feeds into buffer 410, and Transaction Source 2 feeds into buffer 420. Each buffer has a bypass path (415, 425) that goes to a fairness unit 445. The buffers also feed into arbitration units 430 and 440, which also receive feedback from the fairness unit. The arbitration units output to a FIFO buffer 460, which then goes to an output register 480 and finally to the transaction sources. Buffer management logic 470 is also shown.




FIG. 4




FIG. 5




FIG. 6




FIG. 7